JEDEC JESD82-7A.01

JEDEC JESD82-7A.01

Click here to purchase

This standard defines standard specifications of DC interface parameters, switching parameters, and test loading for definition of the SSTU32864 configurable registered buffer for DDR2 RDIMM applications.

The purpose is to provide a standard for the SSTU32864 (see Note) logic device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.

NOTE The designation SSTU32864 refers to the part designation of a series of commercial logic parts common in the industry. This number is normally preceded by a series of manufacturer specific characters to make up a complete part designation.

Product Details

Published:
01/01/2023
Number of Pages:
22
File Size:
1 file , 490 KB
Note:
This product is unavailable in Russia, Ukraine, Belarus

You may also like

ICC NYC-BC-2022

ICC NYC-BC-2022

2022 New York City Building Codestandard by International Code Council, 2022

JEDEC JESD209-5C

JEDEC JESD209-5C

Low Power Double Data Rate (LPDDR) 5/5Xstandard by JEDEC Solid State Technology Association, 06/01/2023

ICC IMC-2021 Commentary

ICC IMC-2021 Commentary

2021 International Mechanical Code and CommentaryInterpretation / Commentary by International Code Council, 09/01/2021

ICC 400-2022

ICC 400-2022

Standard on the Design and Construction of Log Structuresstandard by International Code Council, 09/14/2021

Back to Top