JEDEC JESD251A

JEDEC JESD251A

Click here to purchase
This standard is intended for use by SoC, ASIC, ASSP, and FPGA developers or vendors interested in incorporating a master interface having a low signal count and high data transfer bandwidth with access to multiple sources of slave devices compliant with the interface. It is also, intended for use by peripheral developers or vendors interested in providing slave devices compliant with the standard, including non-volatile memories, volatile memories, graphics peripherals, networking peripherals, FPGAs, sensors, etc. Item 1775.59 and 19-395.

Product Details

Published:
02/01/2020
Number of Pages:
78
File Size:
1 file , 1.7 MB

You may also like

ICC NYC-BC-2022

ICC NYC-BC-2022

2022 New York City Building Codestandard by International Code Council, 2022

JEDEC JESD209-5C

JEDEC JESD209-5C

Low Power Double Data Rate (LPDDR) 5/5Xstandard by JEDEC Solid State Technology Association, 06/01/2023

ICC IMC-2021 Commentary

ICC IMC-2021 Commentary

2021 International Mechanical Code and CommentaryInterpretation / Commentary by International Code Council, 09/01/2021

ICC 400-2022

ICC 400-2022

Standard on the Design and Construction of Log Structuresstandard by International Code Council, 09/14/2021

Back to Top