JEDEC JESD220C

JEDEC JESD220C

Click here to purchase
This standard specifies the characteristics of the UFS electrical interface and the memory device. Such 5 characteristics include (among others) low power consumption, high data throughput, low 6 electromagnetic interference and optimization for mass memory subsystem efficiency. The UFS electrical 7 interface is based on an advanced differential interface by MIPI M-PHY specification which together with 8 the MIPI UniPro specification forms the interconnect of the UFS interface. The architectural model is 9 referencing the INCITS T10 (SCSI) SAM standard and the command protocol is based on INCITS T10 10 (SCSI) SPC and SBC standards.

Product Details

Published:
03/01/2016
File Size:
1 file , 4.7 MB

You may also like

JEDEC JEB 5-A (R1984)

JEDEC JEB 5-A (R1984)

METHODS OF MEASUREMENT FOR SEMICONDUCTOR LOGIC GATING MICROCIRCUITSstandard by JEDEC Solid State Technology Association, 01/01/1970

JEDEC JEP114.01

JEDEC JEP114.01

GUIDELINES FOR PARTICLE IMPACT NOISE DETECTION (PIND) TESTING, OPERATOR TRAINING, AND CERTIFICATIONstandard by JEDEC Solid State Technology Association, 10/01/2007

JEDEC JEP128

JEDEC JEP128

GUIDE FOR STANDARD PROBE PAD SIZES AND LAYOUTS FOR WAFER LEVEL ELECTRICAL TESTINGstandard by JEDEC Solid State Technology Association, 11/01/1996

JEDEC JEP122H

JEDEC JEP122H

Failure Mechanisms and Models for Semiconductor Devicesstandard by JEDEC Solid State Technology Association, 09/01/2016

Back to Top