JEDEC JESD209-5A

JEDEC JESD209-5A

Click here to purchase
This document defines the LPDDR5 standard, including features, functionalities, AC and DC characteristics, packages, and ball/signal assignments. The purpose of this specification is to define the minimum set of requirements for a JEDEC compliant x16 one channel SDRAM device and x8 one channel SDRAM device. LPDDR5 device density ranges from 2 Gb through 32 Gb. This document was created using aspects of the following standards: DDR2 (JESD79-2), DDR3 (JESD79-3), DDR4 (JESD79-4), LPDDR (JESD209), LPDDR2 (JESD209-2), LPDDR3 (JESD209-3) and LPDDR4 (JESD209-4). Item 1854.99A

Product Details

Published:
01/01/2020
Number of Pages:
546
File Size:
1 file , 12 MB
Redline File Size:
2 files , 43 MB

You may also like

ICC NYC-BC-2022

ICC NYC-BC-2022

2022 New York City Building Codestandard by International Code Council, 2022

JEDEC JESD209-5C

JEDEC JESD209-5C

Low Power Double Data Rate (LPDDR) 5/5Xstandard by JEDEC Solid State Technology Association, 06/01/2023

ICC IMC-2021 Commentary

ICC IMC-2021 Commentary

2021 International Mechanical Code and CommentaryInterpretation / Commentary by International Code Council, 09/01/2021

ICC 400-2022

ICC 400-2022

Standard on the Design and Construction of Log Structuresstandard by International Code Council, 09/14/2021

Back to Top