JEDEC JEP709

JEDEC JEP709

Click here to purchase
This guideline provides terms and definitions for “low-halogen” solid state devices and recommends methods for marking and labeling. This document may be applied to all nonmetallic and nonceramic materials of solid state devices. Examples of solid state devices include transistors, integrated circuits, modules consisting mainly of integrated circuits (e.g., multichip, hybrid), and memory modules (e.g., DIMM, SIMM). Examples of electronic devices that are not covered by this publication include printed circuit boards, cables, connectors, passive components, assemblies, and electronic products.

Product Details

Published:
11/01/2010
Number of Pages:
14
File Size:
1 file , 62 KB

You may also like

JEDEC JEB 5-A (R1984)

JEDEC JEB 5-A (R1984)

METHODS OF MEASUREMENT FOR SEMICONDUCTOR LOGIC GATING MICROCIRCUITSstandard by JEDEC Solid State Technology Association, 01/01/1970

JEDEC JEP114.01

JEDEC JEP114.01

GUIDELINES FOR PARTICLE IMPACT NOISE DETECTION (PIND) TESTING, OPERATOR TRAINING, AND CERTIFICATIONstandard by JEDEC Solid State Technology Association, 10/01/2007

JEDEC JEP128

JEDEC JEP128

GUIDE FOR STANDARD PROBE PAD SIZES AND LAYOUTS FOR WAFER LEVEL ELECTRICAL TESTINGstandard by JEDEC Solid State Technology Association, 11/01/1996

JEDEC JEP122H

JEDEC JEP122H

Failure Mechanisms and Models for Semiconductor Devicesstandard by JEDEC Solid State Technology Association, 09/01/2016

Back to Top