JEDEC JESD28-A

JEDEC JESD28-A

A PROCEDURE FOR MEASURING N-CHANNEL MOSFET HOT-CARRIER-INDUCED DEGRADATION UNDER DC STRESSstandard by JEDEC Solid State Technology Association, 12/01/2001

JEDEC JESD73-3

JEDEC JESD73-3

STANDARD FOR DESCRIPTION OF 3867 - 2.5 V, SINGLE 10-BIT, 2-PORT, DDR FET SWITCHstandard by JEDEC Solid State Technology Association, 11/01/2001

JEDEC JESD8-23

JEDEC JESD8-23

UNIFIED WIDE POWER SUPPLY VOLTAGE RANGE CMOS DC INTERFACE STANDARD FOR NON-TERMINATED DIGITAL INTEGRATED CIRCUITSstandard by JEDEC Solid State Technology Association, 10/01/2009

JEDEC JESD22-A111A

JEDEC JESD22-A111A

EVALUATION PROCEDURE FOR DETERMINING CAPABILITY TO BOTTOM SIDE BOARD ATTACH BY FULL BODY SOLDER IMMERSION OF SMALL SURFACE MOUNT SOLID STATE DEVICESstandard

Back to Top